Automatic Analysis of Relay Ladder Logic Programs
نویسنده
چکیده
Relay Ladder Logic (RLL) [4] is a programming language widely used for complex embedded control applications such as manufacturing and amusement park rides. The cost of bugs in RLL programs is extremely high, often measured in millions of dollars (for shutting down a factory) or human safety (for rides). In this paper, we describe our experience in applying constraint-based program analysis techniques to analyze production RLL programs. We demonstrate that our analyses are useful in detecting some common programming mistakes and can be easily extended to perform other kinds of analysis for RLL programs such as some of the analyses described in [6].
منابع مشابه
Detecting Races in Relay Ladder Logic
Relay Ladder Logic (RLL) 5] is a programming language widely used for complex embedded control applications such as manufacturing and amusement park rides. The cost of bugs in RLL programs is extremely high, often measured in millions of dollars (for shutting down a factory) or human safety (for rides). In this paper, we describe our experience in applying constraint-based program analysis tech...
متن کاملA Direct Mapping FPGA Architecture for Industrial Process Control Applications
Industrial process control is an untapped market for field programmable gate arrays (FPGAs). Programs used for industrial process control are traditionally written in a graphical language called relay ladder logic, and implemented on programmable logic controllers (PLCs). The mapping of ladder logic onto typical FPGAs is a lengthy process, and results are hard to verib. We propose an FPGA archi...
متن کاملObject Oriented Simulation of Relay Ladder Logic
Since their appearance, Programmable Logic Controllers (PLCs) have gain a very strong position in the industrial automation field. The growing complexity of the applications using this type of equipment strongly depends on programmers and maintenance personnel, and so more and better PLC education is of great demand nowadays. The present work deals with an object oriented simulator for the rela...
متن کاملFormal Modeling of Timed Function Blocks for the Automatic Verification of Ladder Diagram Programs
We describe our approach to the automated verification of Ladder Diagrams programs. This combines a formal semantics for a large fragment of the LD language (including a modeling of timed function blocks), and a powerful temporal logic model checking technology.
متن کاملArchitectural design of an RISC processor for programmable logic controllers
In this paper, an architecture of the RISC processor for pro-grammable logic controllers is proposed. Execution characteristics of relay ladder logic, the most common language of PLCs, are analyzed with various application programs. A conditional execution mechanism is developed to prevent pipeline hazards caused by the inherent execution behaviour of relay ladder logic. The instruction sets of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997